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Abstract—Designing analog sub-threshold neuromorphic cir-
cuits in deep sub-micron technologies e.g. 28 nm can be a daunting
task due to the problem of excessive leakage current. We propose
novel energy-efficient hybrid CMOS-nano electro-mechanical
switches (NEMS) Leaky Integrate and Fire (LIF) neuron and
synapse circuits and investigate the impact of NEM switches on
the leakage power and overall energy consumption. We analyze
the performance of biologically-inspired neuron circuit in terms
of leakage power consumption and present new energy-efficient
neural circuits that operate with biologically plausible firing rates.
Our results show the proposed CMOS-NEMS neuron circuit is, on
average, 35% more energy-efficient than its CMOS counterpart
with same complexity in 28 nm process. Moreover, we discuss how
NEM switches can be utilized to further improve the scalability
of mixed-signal neuromorphic circuits.
I. INTRODUCTION
Machine learning techniques based on neural networks [1],
[2] have recently exhibited state of the art algorithmic perfor-
mance in many cognitive tasks, such as perception and recogni-
tion. These models are usually composed of massively parallel
network of computational modules and require a vast amount
of memory and computation. Due to these requirements, run-
ning neural network models on von Neumann based machines
can only exacerbate the memory bottleneck of conventional
computer architectures, limiting their overall performance.
Neuromorphic computing [3], inspired by biological neural
systems, offers radically different architectures and models for
performing brain-like computation. Highly parallel platforms
with co-located memory and computation are central to the
advancements of neuromorphic applications. Such platforms
allow us to explore various networks configurations and pa-
rameters. This has been a key motivation for research groups
in academia and industry to aim to build large-scale (multi-
million neurons) networks.
While there have been successful demonstrations of sub-
100 nm neuromorphic systems in the digital domain [4], mixed
signal designs face more severe challenges in deep sub-micron
technologies [5]. This is mainly due to the leakage current
of field effect transistors becomes a significant portion of
transistor’s on-current in more advanced complementary metal-
oxide-semiconductor (CMOS) processes, leading to higher
power consumption. In neuromprhic digital designs, the impact
of leakage power is reduced by multiplexing the circuit blocks
and therefore avoiding excessive silicon area. However, the
problem is aggravated in highly-parallel mixed-signal neuro-
morphic circuits that operate in biological time scales. In these
circuits, the leakage power becomes the dominant factor as the
active power is very low. While most neuromorphic systems
have employed CMOS technology for implementing neural
principles, there have been significant research efforts [6]–
[8] to use emergent nano-devices e.g. memristive technologies
in neuromorphic systems. In particular, memristive devices
theoretically offer a promising way to implement synapses by
providing very compact analog memory elements. The idea
within this context is to use a grid of synaptic memristive
devices on the top of CMOS implemented neuronal arrays.
Although, the efficiency of this combination is demonstrated
for single device or a small array [6], scalabiliy of this
approach is still being explored in academia primarily due
to the reliability and immaturity of the technology. In this
paper, we aim to use nano-devices in a novel way—instead
of using these devices for computation we utilize a certain
type of NEMS device to address some of the major issues
(e.g. excessive leakage power) that impact scaling CMOS to
very small feature sizes and scaling up the system using a
massively parallel architecture.
The Leaky Integrate and Fire (LIF) neuron is a widely used
model in neuromorphic community [9]–[15]. The LIF neuron
circuit operating with biologically-realistic firing rates usually
requires higher [10], [14] energy per spike in comparison to
its accelerated-time counterparts [11]. In this paper, we present
an energy-efficient hybrid COMS-NEMS circuits for the LIF
neuron and an excitatory synapse model [15], [16]. Through
our analysis of these circuits, we identify the major source
of energy consumption and investigate the impact of NEM
switches on the leakage power and overall energy consumption
of mixed-signal neuromorphic designs. These switches can be
integrated with CMOS, and resemble mechanical relays rather
than field-effect devices. NEMS can provide near-zero idle
power consumption [17], thereby potentially enabling higher
degrees of parallelism in a neuromorphic computing systems.
The main drawbacks of NEM devices, namely limited switch-
ing lifetime and slow switching cycle, do not cause major
issues in neuromorphic systems with biologically plausible
time-constants.
The ideas presented in this paper can be applied to other
CMOS neuron and synapse circuits, however, in order to make
concrete comparisons we consider the LIF neuron circuits [9],
[10], [15] as the baseline to illustrate our approach. We show
simulation results for the neuron circuit at different operating
points and explain the performance improvements that are
made possible by the new design. The rest of this paper is
organized as the following. Section II provides an overview
of emerging nano electro-mechanical (NEM) switches. In
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Section III, we present hybrid CMOS-NEMS circuit diagram
for the LIF neuron model, and detail description of the circuit.
The performance of the proposed neuromorphic circuit are
presented in Section IV. The conclusion and the future works
are presented in Section V.
II. EMERGING NANO ELECTRO-MECHANICAL
SWITCHES (NEMS)
The off current of transistors causes energy dissipation
when they are not active. The problem gets worse in advanced
CMOS processes e.g. 28nm where the off current is no longer
neglectable in comparison to on current of the transistors,
leading to excessive energy consumption. This issue is even
more critical in mixed-signal neuromorphic designs where
the analog circuits, typically operate with pico-ampere range
currents, are integrated with digital switches. As shown in
Fig. 1, the off current of NMOS transistors in 28 nm can
be as high as pico amperes even for long transistors (e.g.
Length=300 nm). High leakage current not only increases the
energy consumption but also narrows the range of currents
in which the neuromorphic sub-threshold circuits can reliably
operate.
NEM switches have been recently been investigated as a
potential alternative to CMOS. While NEMS are much slower
than CMOS, their near-zero off current means that they enable
significantly higher degrees of parallelism. Prior work [20]
studied four-terminal NEM relays and their impact on CMOS
logic. The same NEMS model is used in our analysis. A
brief description of the NEM switches based on this model
is presented in the following. Figure 2 shows a normally-
open NEM relay structure, which is a four-terminal switch
consisting of a gate (G), drain (D), source (S), and body (B)
terminals. When there is a large enough voltage difference
(called the pull-in voltage) across the gate and body (Vgb),
the electrostatic force generated is large enough to cause the
suspended structure to be pulled toward the body thereby
connecting the source and drain terminals. When Vgb is smaller
than the pull-in voltage, the gate pulls away from the body
due to the spring’s restoring force. A similar principle is used
for a normally closed NEM relay. In this case, the default
switch state is on, and when Vgb exceeds the threshold voltage,
the source and drain terminals are disconnected. Normally-
open and normally-closed NEM relays can be used to build
replacements for NMOS and PMOS switches. Fig. 3 shows
four configurations that implement the two types of transistors
with the two different relay types. A challenge with the ideal
scenario depicted here is that manufacturing uncertainty can
require different body voltages for different NEMS devices.
Compared to digital CMOS switches, the switching delay of
NEMS is high, and the number of time a device switches is
limited before it fails. A benefit of the NEMS architecture
is that both the “NMOS” and “PMOS” replacement structures
can conduct high and low voltages equally well. Hence, it
is easy to build non-inverting logic gates with NEM switches.
Also, the body can be exposed as a terminal and used for useful
computation making gates like XOR and XNOR particularly
inexpensive in device count compared to their fully restoring
CMOS counterparts.
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Fig. 1: Drain current (ID) NMOS transistors with different
sizes in 28 nm process while Vgs = 0, VDS = 0.5V .
Fig. 2: NEM relay showing a normally-open topology.
III. HYBRID CMOS-NEMS NEUROMORPHIC CIRCUITS
In this section, we present new CMOS-NEMS neuron and
synapse circuits and show how NEM switches can be utilized
to reduce energy consumption of such circuits. In particular,
we present hybrid CMOS-NEMS neuromorphic circuits for
Differential-pair Integrator (DPI) synapse circuit and the LIF
neuron model [15], [16], although same concept can be applied
to other neurons and synapse models.
Figure 4 illustrates a current-mode circuit for implementing the
dynamics of excitatory synapses. Min transistor acts as enable
signal for the synapse circuit. In the absence of an input, Min
is turned off and capacitor Csyn is charged to V dd through
Mtau. This condition turns Msyn off and therefore the synaptic
output current Isyn to near zero. Upon receiving a new event,
Csyn starts discharging through Min and Mw, proportional
to the Mw current(set by weight bias Vw) and the duration
of input pulse. After the input pulse ends, Mtau begins to
charge Csyn again with a current amplitude set by Vtau. Given
that the input pulse is in normally order of sub-microseconds
and the synaptic time constant can be in order of hundreds
of milliseconds, unwanted leakage current of Min increases
power consumption and in some cases can cause misbehavior
of the circuit. We have replaced Min with a normally open
“NMOS” type NEM relay. The NEM switches are combined
with CMOS circuits to design an energy-efficient CMOS-
Fig. 3: NEMS relays used as switches [20]. (a) “NMOS”
with normally-open relay; (b) “NMOS” with normally closed
relay; (c) “PMOS” with normally-open relay; (d) “PMOS”
with normally-closed relay.
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Fig. 4: CMOS-NEMS Diff-pair Integrator (DPI) synapse cir-
cuit [15]. Min is replaced with a NEM switch to turn off input
transistors when there is no input activity.
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Fig. 5: The proposed LIF neuron circuit. The highlighted
transistors act as digital switches and while all other transistors
operate in analog sub-threshold regime. The digital switches
are replaced by NEMS. These switches are used for power-
gating parts of the circuit that are inactive. Power gating
“comparison branch” using Mgate significantly reduces the
energy usage by limiting the current during the integration
phase. The size of capacitors are Cmem is 500 fF and CR is
150 fF.
NEMS LIF neuron. In the following, detailed description of
the circuit and the way NEMS switches are utilized to improve
energy efficiency are presented. Fig. 5 shows the schematic
of the LIF neuron circuit. The highlighted transistor are used
as digital switches while all other transistors are biased in
analog sub-threshold regime. All highlighted transistors are
replaced with NEM switches in hybrid CMOS-NEMS circuit.
The circuit involves three parts: “integration and leak”, “spike
generation” and “refractory”. The “comparison branch” is a
part of “spike generation” and includes MSpk1−2, Mthr and
Mpu transistors. In the first phase, the membrane capacitor
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Fig. 6: Top: neuron’s membrane voltage Vmem of the CMOS
and CMOS-NEMS circuits. The injection current is set to
0.25 nA and the Vrefr bias is adjusted for the refractory
period of 0.53 ms. Bottom: membrane voltage of CMOS-
NEMS neuron circuit with two different refractory periods.
Cmem is charged by the input current Iinject while Mleak
discharges the membrane. As long as the injection current
is stronger than Ileak, the membrane voltage Vmem starts
increasing until it gets close to the neuron threshold voltage–
set by Vthrshld. At this point MSpk2 slowly begins to lower
down the output of “comparison branch”; this transition is
made quicker by a feedback mechanism implemented with
Mfeedback. Once the output of the “comparison branch” flips,
the “spike generation” circuit issues a spike indicating a new
event being generated. Simultaneously to generating an event,
the refractory capacitor CR is charged through Mrefr en-
Mrefr p2 transistors and consequently resets Vmem to the rest-
ing potential(i.e. zero here). Once the event is acknowledged
and the neuron is reset by the refractory circuit, Mgate is turned
on and sets the output of “comparison branch” to high again.
The comparison branch in the “spike generation” part is a
major source of energy consumption in the neuron circuit as
for a long period of time (in orders of several ms), Vmem
voltage value is around the threshold voltage of MSpk1and
MSpk2. This causes a static current to flow through “com-
parison branch” and therefore an increase in overall energy
consumption. To reduce the energy consumption, the spike
generation circuit are power-gated using a NEM switch Mgate
driven by the output handshaking signal (ACK). Therefore
the P network of the comparison circuit is disabled, limiting
the static current going through comparison circuit during the
integration phase. A weak pull-up transistor Mpu is used to
bias the circuit. Additionally, we introduced a NEMS switch
at the input to block the input current current while a new
event being generated and the refractory circuit is active.
The proposed hybrid CMOS-NEMS neuromorphic circuits
is simulated under different conditions and the results are
presented in the following section.
IV. SIMULATION RESULTS AND ANALYSIS
We have run simulations for the proposed CMOS-NEMS
neuron circuits and compared its performance with its CMOS
counterpart and that of [9], [18]. The NEM switches in these
simulations are based on Verilog-A model from [19], [20].
In the following text, the CMOS circuit refers to Fig. 5
circuit except for the NEM switches (Min gate, Mgate and
Mrefr en), which is also equivalent to the LIF neuron circuit
in [9] without the adaption feature. Fig. 6 (top) shows a trace
of the membrane voltage Vmem of the CMOS and hybrid
CMOS-NEMS circuits where injection current is set to 250 pA
in pure CMOS and 235 pA in the hybrid circuit. Additionally
Vrefr in both circuits is adjusted to get similar refractory
time (∼0.53 ms) after each spike. Both circuits operate with
the same firing rate and refractory time. Figure 6 (bottom)
illustrates the membrane voltage of the CMOS-NEMS circuit
for very short (ns) and long (several ms) refractory periods.
The energy usage of both circuits under different firing
rates (10-250 Hz) is illustrated in Fig.7. The results indicate
that CMOS-NEMS neuron circuit is on average 35% more
energy efficient than the CMOS circuit when operating
with biologically plausible firing rates. This improvement
is made possible largely due to the NEM switches, used to
power-gate parts of the circuits which are inactive (Min gate,
Mgate and Mrefr en). In particular Mgate switch plays
a major role in the energy reduction as the “comparison
branch” takes a big portion of the overall energy. This is
because for a long period of time (in orders of several
ms) Vmem is near the threshold voltage, leading to flow of
static current through the “comparison branch”. The Mgate
switch turns off the P network of comparison branch during
the integration phase and therefore limits the static current
of the branch. The circuit’s energy efficiency versus the
input injection current is illustrated in Fig. 8. The results
indicates that CMOS-NEMS neuron circuit is more energy
efficient for biologically plausible spike activities. Such
energy-efficiency combined with recent advances to reduce
the NEMS footprint, makes hybrid CMOS-NEMS a viable
solution to design energy-efficient large-scale biologically
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Fig. 7: Energy comparison: the proposed CMOS-NEMS neu-
ron circuit vs the CMOS and existing implementations [9],
[18] in 28 nm. Thanks to the NEM switches used for power-
gating, the proposed CMOS-NEMS circuit on average requires
35% less energy to operate with the same firing rates.
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Fig. 8: Energy Efficiency (pJ/spike) vs injection current (pA).
The hybrid CMOS-NEMS circuit has better energy-efficiency
in low firing rates, making it more suitable to use in large-scale
neuromorphic systems operating with biologically-realistic
time-constants.
plausible neuromorphic systems. Finally, we have compared
the proposed circuit in this paper with existing LIF neuron
implementations [9], [18] in terms of silicon area and energy
requirements (see Table I). In this comparison, the size of
a NEM switch is considered 0.1um2 [17], [22]. The silicon
area of the LIF neuron is dominated by the the capacitors.
While new techniques [17], [21] have been proposed to
scale down the footprint of NEM devices, it should be noted
that to achieve low-mismatch and low-leakage behavior in
subthreshold regime, the size of CMOS transistors need to be
much larger than the minimum feature size in the advanced
processes.
TABLE I: LIF neuron circuits: performance comparison.
Process Area (um2 ) Firing Rate (Hz) pJ/spike
LIF [9] 28 nm 70 30 1.7
LIF [18] 90 nm 442 100 0.4
This work–CMOS 28 nm ∼70 30/100 1.17/0.36
This work–Hybrid 28 nm ∼80 30/100 0.84/0.25
The neuron firing rates for biologically plausible neurons
is typically 10 Hz [10]. This means that the NEM switches
utilized in a neuron will have to cycle 10 times per second. This
is much slower than the requirements for high-speed digital
logic. NEM switches with lifetimes of 1010 cycles [21]–[22]
have been demonstrated, and this translates to a chip lifetime of
roughly 30 years for neuromorphic applications. Hence, using
NEMS for neuromorphic systems is a good match in terms of
the characteristics of NEM switches and the requirements for
neuromorphic circuits.
V. CONCLUSION
We have presented a new hybrid CMOS-NEMS LIF neuron
circuit that is ∼35% more energy-efficient than existing CMOS
designs with same circuit complexity. We have studied and
analyzed the performance of the LIF neuron CMOS circuits
in terms of energy consumption and proposed a new circuit
to further reduce the energy consumption. We have shown
how NEMS switches can be combined with the neuromorphic
CMOS circuits. Our results indicates that utilizing the NEM
relays instead of digital CMOS switches significantly reduces
the energy usage of LIF neuron circuits operating with biolog-
ically realistic time-constants. Moreover, the NEMS devices
can used for implementing local inter-neuron connectivity in
large-scale neuromorphic computing systems. Combined with
the recent advancement in improving switching life-time of
NEMS switches and their footprint, hybrid CMOS-NEMS
approach has great potential to become a viable technology
for developing energy-efficient neuromorphic architectures.
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